|
Size: 924
Comment:
|
Size: 2584
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| * AddressingModes * AmdahlsLaw |
|
| Line 4: | Line 6: |
| * CidrVsSubnetting | * AverageNormalizedExecutionTime * ["Bijection"] * BooleanAlgebra * BooleanTerm * BoothsAlgorithm * CaChe * CacheBlock * CacheLine * CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions) |
| Line 6: | Line 16: |
| * CpuTime * CriticalSection * CyclesPerInstruction (CPI) * DataPath * ["Decidable"] and SemiDecidable * DelayBandwidthProduct * DelayedBranch * ["Dichotomy"] |
|
| Line 7: | Line 25: |
| * DisjunctiveSyllogism | |
| Line 8: | Line 27: |
| * ExecutionTime * ExpectedValue |
|
| Line 10: | Line 31: |
| * FiveClassicPartsOfaComputer * FixedPoint * FloatingPointRepresentation (IEEE 754) |
|
| Line 11: | Line 35: |
| * FrameBuffer * FreeBooleanAlgebra * GeometricMean * GroundClause * GroundBooleanTerm * HammingCode * HardwareDesignPrinciples * HypotheticalSylogism * InformationRetrievalSystem |
|
| Line 16: | Line 49: |
| * InstructionSetArchitecture (ISA) * LogicalImplication (|= symbol and also |-) * LogicalMemory |
|
| Line 17: | Line 53: |
| * ["Latency"] | |
| Line 18: | Line 55: |
| * LinkerSteps | |
| Line 20: | Line 58: |
| * MemoryHierarchy * MemoryStallClockCycles |
|
| Line 21: | Line 61: |
| * MultiProtocolLabelSwitching (MPLS) | * ModusPonens * MonotoneBooleanTerm * ObjectFile |
| Line 24: | Line 66: |
| * PageTable * ["Performance"] * PipeLine |
|
| Line 25: | Line 70: |
| * PowerSet * ["Proposition"] or PropositionalLogic * ["Processor"] or CPU * QueuingTheory * RaceCondition * RecursivelyEnumerableSets * ["Register"] (MIPS register) * RelationallyComplete * ResponseTime |
|
| Line 29: | Line 83: |
| * SemanticsSyntaxSortsInLogic * SemiDecidable and ["Decidable"] * SequenceNumber * SlidingWindowProtocol * SpatialExtent * SpeedUp * SuperScalar |
|
| Line 30: | Line 91: |
| * TcpFastRetransmit * TcpFastRecovery * ThroughPut * TransmissionControlProtocol (TCP) |
|
| Line 32: | Line 97: |
| * ["Undecidable"] | |
| Line 33: | Line 99: |
| * VirtualMemory * WallClockTime |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula