| 
  
   Size: 1164 
  
  Comment:  
 | 
  
   Size: 3253 
  
  Comment:  
 | 
| Deletions are marked like this. | Additions are marked like this. | 
| Line 1: | Line 1: | 
|    * AddressingModes * AmdahlsLaw  | 
|
| Line 4: | Line 6: | 
|    * AverageNormalizedExecutionTime * ["Bijection"] * BooleanAlgebra * BooleanTerm * BoothsAlgorithm * CaChe * CacheBlock * CacheCoherenceProtocols * CacheLine  | 
|
| Line 6: | Line 17: | 
|    * CpuTime * CriticalSection * [[Cryptography|Cryptography]] * CutFreeProof * CyclesPerInstruction (CPI) * DataPath * ["Decidable"] and SemiDecidable * DelayBandwidthProduct * DelayedBranch  | 
|
| Line 10: | Line 30: | 
|    * DynamicSetOperations * ExecutionTime * ExpectedValue * FileSystem (Free BSD)  | 
|
| Line 12: | Line 36: | 
|    * FirstOrderTheory * FiveClassicPartsOfaComputer * FixedPoint * FloatingPointRepresentation (IEEE 754)  | 
|
| Line 13: | Line 41: | 
|    * FrameBuffer * FreeBooleanAlgebra * GeometricMean * GraphTheoryPage * GroundClause * GroundBooleanTerm * HammingCode * HardwareDesignPrinciples  | 
|
| Line 14: | Line 50: | 
| * InformationRetrieval | |
| Line 19: | Line 56: | 
| * LogicalImplication (|= symbol) |    * ["Interpolant"] * InstructionSetArchitecture (ISA) * InterfaceMessagingProcessor (IMP) * InvertedFile * LogicalImplication ([[latex2($$\models$$)]] and [[latex2($$\vdash$$)]]) * LogicalMemory (START EDITING HERE)  | 
| Line 21: | Line 63: | 
|    * ["Latency"] * LeastFixedPoint  | 
|
| Line 22: | Line 66: | 
| * LinkerSteps | |
| Line 24: | Line 69: | 
|    * MemoryHierarchy * MemoryStallClockCycles  | 
|
| Line 26: | Line 73: | 
| * MultiProtocolLabelSwitching (MPLS) |    * MonotoneBooleanTerm * NetworkDelay * ObjectFile  | 
| Line 29: | Line 78: | 
|    * PageTable * PartialOrder * ["Performance"] * PipeLine * PoSet (PartiallyOrderedSet) * PostingsFile  | 
|
| Line 30: | Line 85: | 
|    * PresburgerArithmetic * PowerSet  | 
|
| Line 31: | Line 88: | 
|    * ["Processor"] or CPU * QueuingTheory * RaceCondition * RecursivelyEnumerableSets * ["Register"] (MIPS register) * RelationallyComplete * ResponseTime  | 
|
| Line 35: | Line 99: | 
|    * SemanticsSyntaxSortsInLogic * SemiAlgebraicSets * SemiDecidable and ["Decidable"] * SemiDefinite * SemiLinearSets * SequenceNumber * SlidingWindowProtocol * SpatialExtent * SpeedUp * ["Steganography"] * SuperScalar  | 
|
| Line 37: | Line 112: | 
|    * TcpFastRetransmit * TcpFastRecovery * ThroughPut * TransmissionControlProtocol (TCP) * TreeStructures * TruthFunction (notation for [[latex2($\vdash$)]])  | 
|
| Line 39: | Line 120: | 
| * UninterpretedFunctions | |
| Line 40: | Line 122: | 
|    * VirtualMemory * WallClockTime  | 
AutonomousSystem (AS)
- ["Bijection"]
 CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
 FileSystem (Free BSD)
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
- ["Interpolant"]
 LogicalImplication (latex2($$\models$$) and latex2($$\vdash$$))
LogicalMemory (START EDITING HERE)
- ["Latency"]
 MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
 OsiModel (7 layer OSI network Model)
- ["Performance"]
 ["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
 - ["Register"] (MIPS register)
 - ["Satisfiable"]
 SemiDecidable and ["Decidable"]
- ["Steganography"]
 - ["Tautology"]
 - ["taxonomy"]
 TruthFunction (notation for latex2($\vdash$))
- ["Undecidable"]
 - ["Valid"] Logic Formula
 
