1350
Comment:
|
2184
|
Deletions are marked like this. | Additions are marked like this. |
Line 1: | Line 1: |
* AddressingModes * AmdahlsLaw |
|
Line 4: | Line 6: |
* AverageNormalizedExecutionTime * ["Bijection"] * BooleanAlgebra * BooleanTerm |
|
Line 6: | Line 12: |
* CpuTime * CyclesPerInstruction (CPI) * ["Decidable"] and SemiDecidable |
|
Line 8: | Line 17: |
* DelayBandwidthProduct | |
Line 10: | Line 20: |
* ExecutionTime | |
Line 12: | Line 23: |
* FiveClassicPartsOfaComputer | |
Line 14: | Line 26: |
* FrameBuffer * FreeBooleanAlgebra * GeometricMean |
|
Line 15: | Line 30: |
* GroundBooleanTerm * HammingCode * HardwareDesignPrinciples |
|
Line 21: | Line 39: |
* InstructionSetArchitecture (ISA) | |
Line 23: | Line 42: |
* ["Latency"] | |
Line 28: | Line 48: |
* MultiProtocolLabelSwitching (MPLS) | * MonotoneBooleanTerm * ObjectFile |
Line 31: | Line 52: |
* ["Performance"] | |
Line 34: | Line 56: |
* ["Processor"] or CPU * QueuingTheory * RecursivelyEnumerableSets * ["Register"] (MIPS register) * RelationallyComplete * ResponseTime |
|
Line 39: | Line 67: |
* SemiDecidable and ["Decidable"] | |
Line 41: | Line 70: |
* SpatialExtent * SpeedUp |
|
Line 42: | Line 73: |
* TcpFastRetransmit * TcpFastRecovery * ThroughPut |
|
Line 47: | Line 81: |
* WallClockTime |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula