| Size: 1485 Comment:  | Size: 3240 Comment:  | 
| Deletions are marked like this. | Additions are marked like this. | 
| Line 1: | Line 1: | 
| * AddressingModes * AmdahlsLaw | |
| Line 4: | Line 6: | 
| * AverageNormalizedExecutionTime * ["Bijection"] * BooleanAlgebra * BooleanTerm * BoothsAlgorithm * CaChe * CacheBlock * CacheCoherenceProtocols * CacheLine | |
| Line 6: | Line 17: | 
| * CpuTime * CriticalSection * ["Cryptography"] * CutFreeProof * CyclesPerInstruction (CPI) * DataPath | |
| Line 7: | Line 24: | 
| * DelayBandwidthProduct * DelayedBranch | |
| Line 11: | Line 30: | 
| * DynamicSetOperations * ExecutionTime * ExpectedValue * FileSystem (Free BSD) | |
| Line 13: | Line 36: | 
| * FirstOrderTheory * FiveClassicPartsOfaComputer | |
| Line 14: | Line 39: | 
| * FloatingPointRepresentation (IEEE 754) | |
| Line 15: | Line 41: | 
| * FrameBuffer * FreeBooleanAlgebra * GeometricMean * GraphTheoryPage | |
| Line 16: | Line 46: | 
| * GroundBooleanTerm * HammingCode * HardwareDesignPrinciples | |
| Line 17: | Line 50: | 
| * InformationRetrieval | |
| Line 22: | Line 56: | 
| * LogicalImplication (|= symbol and also |-) | * ["Interpolant"] * InstructionSetArchitecture (ISA) * InterfaceMessagingProcessor (IMP) * InvertedFile * LogicalImplication ([[latex2($$\models$$)]] and [[latex2($$\vdash$$)]]) * LogicalMemory (START EDITING HERE) | 
| Line 24: | Line 63: | 
| * ["Latency"] * LeastFixedPoint | |
| Line 25: | Line 66: | 
| * LinkerSteps | |
| Line 27: | Line 69: | 
| * MemoryHierarchy * MemoryStallClockCycles | |
| Line 29: | Line 73: | 
| * MultiProtocolLabelSwitching (MPLS) | * MonotoneBooleanTerm * NetworkDelay * ObjectFile | 
| Line 32: | Line 78: | 
| * PageTable * PartialOrder * ["Performance"] * PipeLine * PoSet (PartiallyOrderedSet) * PostingsFile | |
| Line 33: | Line 85: | 
| * PresburgerArithmetic | |
| Line 35: | Line 88: | 
| * ["Processor"] or CPU * QueuingTheory * RaceCondition | |
| Line 36: | Line 92: | 
| * ["Register"] (MIPS register) | |
| Line 37: | Line 94: | 
| * ResponseTime | |
| Line 42: | Line 100: | 
| * SemiAlgebraicSets | |
| Line 43: | Line 102: | 
| * SemiDefinite * SemiLinearSets | |
| Line 45: | Line 106: | 
| * SpatialExtent * SpeedUp * ["Steganography"] * SuperScalar | |
| Line 46: | Line 111: | 
| * ["taxonomy"] * TcpFastRetransmit * TcpFastRecovery * ThroughPut | |
| Line 47: | Line 116: | 
| * ["taxonomy"] | * TreeStructures * TruthFunction (notation for [[latex2($\vdash$)]]) | 
| Line 50: | Line 120: | 
| * UninterpretedFunctions | |
| Line 51: | Line 122: | 
| * VirtualMemory * WallClockTime | 
- AutonomousSystem (AS) 
- ["Bijection"]
- CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions) 
- CompleteLogic What does it mean for a logic to be complete 
- ["Cryptography"]
- CyclesPerInstruction (CPI) 
- ["Decidable"] and SemiDecidable 
- ["Dichotomy"]
- FileSystem (Free BSD) 
- FloatingPointRepresentation (IEEE 754) 
- InternetProtocolV4 (IPv4) 
- InternetProtocolV6 (IPv6) 
- ["Interpolant"]
- LogicalImplication (latex2($$\models$$) and latex2($$\vdash$$)) 
- LogicalMemory (START EDITING HERE) 
- ["Latency"]
- MaximumTransmissionUnit (MTU) 
- ["Model"] of a logic formula
- OsiModel (7 layer OSI network Model) 
- ["Performance"]
- ["Proposition"] or PropositionalLogic 
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
- SemiDecidable and ["Decidable"] 
- ["Steganography"]
- ["Tautology"]
- ["taxonomy"]
- TruthFunction (notation for latex2($\vdash$)) 
- ["Undecidable"]
- ["Valid"] Logic Formula
