Diff for "ComputerTerms"

Differences between revisions 59 and 100 (spanning 41 versions)

AddressingModes
AmdahlsLaw
AreaBorderRouter
AffineMotion
AutonomousSystem (AS)
AverageNormalizedExecutionTime
["Bijection"]
BooleanAlgebra
BooleanTerm
BoothsAlgorithm
CaChe
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CpuTime
CyclesPerInstruction (CPI)
DataPath
["Decidable"] and SemiDecidable
DelayBandwidthProduct
DelayedBranch
["Dichotomy"]
DijkstrasAlgorithm
DisjunctiveSyllogism
DistanceVector
ExecutionTime
FirstOrderPredicateLogic
FirstOrderPredicateLogicQuatifiers
FiveClassicPartsOfaComputer
FixedPoint
FloatingPointRepresentation (IEEE 754)
ForwardingVsRouting
FrameBuffer
FreeBooleanAlgebra
GeometricMean
GroundClause
GroundBooleanTerm
HammingCode
HardwareDesignPrinciples
HypotheticalSylogism
InteriorGatewayRoutingProtocol (IGRP)
InterNet
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
InternetWork
InstructionSetArchitecture (ISA)
LogicalImplication (|= symbol and also
LogicalMemory
IpCheckSum
["Latency"]
LinearlyDecomposableDomains
LinkerSteps
LinkState
MaximumTransmissionUnit (MTU)
["Model"] of a logic formula
ModusPonens
MonotoneBooleanTerm
ObjectFile
OpenShortestPathFirst OSPF
OsiModel (7 layer OSI network Model)
PageTable
["Performance"]
PipeLine
PredicateSymbols
PowerSet
["Proposition"] or PropositionalLogic
["Processor"] or CPU
QueuingTheory
RecursivelyEnumerableSets
["Register"] (MIPS register)
RelationallyComplete
ResponseTime
RoutingArea
RoutingInformationProtocol (RIP)
RoutingPathologies
["Satisfiable"]
SemanticsSyntaxSortsInLogic
SemiDecidable and ["Decidable"]
SequenceNumber
SlidingWindowProtocol
SpatialExtent
SpeedUp
SuperScalar
["Tautology"]
TcpFastRetransmit
TcpFastRecovery
ThroughPut
TransmissionControlProtocol (TCP)
["taxonomy"]
UnaryConstraintDomain
["Undecidable"]
["Valid"] Logic Formula
VirtualMemory
WallClockTime

-  ⇤ ← Revision 59 as of 2003-11-04 00:46:13 → 
  Size: 1574
  Editor: wakko
  Comment:
+   ← Revision 100 as of 2004-03-09 22:44:23 → ⇥
  Size: 2405
  Editor: yakko
  Comment:
-Deletions are marked like this.
+Additions are marked like this.
 Line 1:
+   * AddressingModes
   * AmdahlsLaw
-Line 4:
+Line 6:
+   * AverageNormalizedExecutionTime
   * ["Bijection"]
-Line 6:
+Line 10:
+   * BoothsAlgorithm
   * CaChe
-Line 8:
+Line 14:
+   * CpuTime
   * CyclesPerInstruction (CPI)
   * DataPath
-Line 9:
+Line 18:
+   * DelayBandwidthProduct
   * DelayedBranch
-Line 13:
+Line 24:
+   * ExecutionTime
-Line 15:
+Line 27:
+   * FiveClassicPartsOfaComputer
-Line 16:
+Line 29:
+   * FloatingPointRepresentation (IEEE 754)
-Line 17:
+Line 31:
+   * FrameBuffer
   * FreeBooleanAlgebra
   * GeometricMean
-Line 19:
+Line 36:
+   * HammingCode
   * HardwareDesignPrinciples
-Line 25:
+Line 44:
+   * InstructionSetArchitecture (ISA)
-Line 26:
+Line 46:
+   * LogicalMemory
-Line 27:
+Line 48:
+   * ["Latency"]
-Line 28:
+Line 50:
+   * LinkerSteps
-Line 32:
+Line 55:
-   * MultiProtocolLabelSwitching (MPLS)
-Line 34:
+Line 56:
+   * ObjectFile
-Line 36:
+Line 59:
+   * PageTable
   * ["Performance"]
   * PipeLine
-Line 39:
+Line 65:
+   * ["Processor"] or CPU
   * QueuingTheory
-Line 40:
+Line 68:
+   * ["Register"] (MIPS register)
-Line 41:
+Line 70:
+   * ResponseTime
-Line 49:
+Line 79:
+   * SpatialExtent
   * SpeedUp
   * SuperScalar
-Line 50:
+Line 83:
+   * TcpFastRetransmit
   * TcpFastRecovery
   * ThroughPut
-Line 55:
+Line 91:
+   * VirtualMemory
   * WallClockTime