|
Size: 201
Comment:
|
Size: 2674
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| * InternetGatewayRoutingProtocol IGRP | * AddressingModes * AmdahlsLaw * AreaBorderRouter * AffineMotion * AutonomousSystem (AS) * AverageNormalizedExecutionTime * ["Bijection"] * BooleanAlgebra * BooleanTerm * BoothsAlgorithm * CaChe * CacheBlock * CacheCoherenceProtocols * CacheLine * CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions) * CompleteLogic What does it mean for a logic to be complete * CpuTime * CriticalSection * CyclesPerInstruction (CPI) * DataPath * ["Decidable"] and SemiDecidable * DelayBandwidthProduct * DelayedBranch * ["Dichotomy"] * DijkstrasAlgorithm * DisjunctiveSyllogism * DistanceVector * ExecutionTime * ExpectedValue * FileSystem (Free BSD) * FirstOrderPredicateLogic * FirstOrderPredicateLogicQuatifiers * FiveClassicPartsOfaComputer * FixedPoint * FloatingPointRepresentation (IEEE 754) * ForwardingVsRouting * FrameBuffer * FreeBooleanAlgebra * GeometricMean * GroundClause * GroundBooleanTerm * HammingCode * HardwareDesignPrinciples * HypotheticalSylogism * InformationRetrieval * InteriorGatewayRoutingProtocol (IGRP) |
| Line 3: | Line 48: |
| * InternetProtocolV4 | * InternetProtocolV4 (IPv4) * InternetProtocolV6 (IPv6) |
| Line 5: | Line 51: |
| * InstructionSetArchitecture (ISA) * InvertedFile * LogicalImplication (|= symbol and also |-) * LogicalMemory |
|
| Line 6: | Line 56: |
| * LinearlyDecomposable * OpenShortPathFirst OSPF |
* ["Latency"] * LinearlyDecomposableDomains * LinkerSteps * LinkState * MaximumTransmissionUnit (MTU) * MemoryHierarchy * MemoryStallClockCycles * ["Model"] of a logic formula * ModusPonens * MonotoneBooleanTerm * ObjectFile * OpenShortestPathFirst OSPF * OsiModel (7 layer OSI network Model) * PageTable * ["Performance"] * PipeLine * PostingsFile * PredicateSymbols * PowerSet * ["Proposition"] or PropositionalLogic * ["Processor"] or CPU * QueuingTheory * RaceCondition * RecursivelyEnumerableSets * ["Register"] (MIPS register) * RelationallyComplete * ResponseTime * RoutingArea * RoutingInformationProtocol (RIP) |
| Line 9: | Line 86: |
| * ["Satisfiable"] * SemanticsSyntaxSortsInLogic * SemiDecidable and ["Decidable"] * SequenceNumber * SlidingWindowProtocol * SpatialExtent * SpeedUp * SuperScalar * ["Tautology"] * TcpFastRetransmit * TcpFastRecovery * ThroughPut * TransmissionControlProtocol (TCP) * ["taxonomy"] * UnaryConstraintDomain * ["Undecidable"] * ["Valid"] Logic Formula * VirtualMemory * WallClockTime |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
FileSystem (Free BSD)
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula