|
Size: 1640
Comment:
|
Size: 2584
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| * AddressingModes * AmdahlsLaw |
|
| Line 4: | Line 6: |
| * ["Bijections"] | * AverageNormalizedExecutionTime * ["Bijection"] |
| Line 7: | Line 10: |
| * BoothsAlgorithm * CaChe * CacheBlock * CacheLine |
|
| Line 9: | Line 16: |
| * CpuTime * CriticalSection * CyclesPerInstruction (CPI) * DataPath |
|
| Line 10: | Line 21: |
| * DelayBandwidthProduct * DelayedBranch |
|
| Line 14: | Line 27: |
| * ExecutionTime * ExpectedValue |
|
| Line 16: | Line 31: |
| * FiveClassicPartsOfaComputer | |
| Line 17: | Line 33: |
| * FloatingPointRepresentation (IEEE 754) | |
| Line 18: | Line 35: |
| * FrameBuffer | |
| Line 19: | Line 37: |
| * GeometricMean | |
| Line 21: | Line 40: |
| * HammingCode * HardwareDesignPrinciples |
|
| Line 22: | Line 43: |
| * InformationRetrievalSystem | |
| Line 27: | Line 49: |
| * InstructionSetArchitecture (ISA) | |
| Line 28: | Line 51: |
| * LogicalMemory | |
| Line 29: | Line 53: |
| * ["Latency"] | |
| Line 30: | Line 55: |
| * LinkerSteps | |
| Line 32: | Line 58: |
| * MemoryHierarchy * MemoryStallClockCycles |
|
| Line 34: | Line 62: |
| * MultiProtocolLabelSwitching (MPLS) | |
| Line 36: | Line 63: |
| * ObjectFile | |
| Line 38: | Line 66: |
| * PageTable * ["Performance"] * PipeLine |
|
| Line 41: | Line 72: |
| * ["Processor"] or CPU * QueuingTheory * RaceCondition |
|
| Line 42: | Line 76: |
| * ["Register"] (MIPS register) | |
| Line 43: | Line 78: |
| * ResponseTime | |
| Line 52: | Line 88: |
| * SpeedUp * SuperScalar |
|
| Line 53: | Line 91: |
| * TcpFastRetransmit * TcpFastRecovery * ThroughPut |
|
| Line 58: | Line 99: |
| * VirtualMemory * WallClockTime |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula