|
Size: 1749
Comment:
|
Size: 2317
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| * AddressingModes * AmdahlsLaw |
|
| Line 4: | Line 6: |
| * AverageNormalizedExecutionTime | |
| Line 7: | Line 10: |
| * BoothsAlgorithm | |
| Line 9: | Line 13: |
| * CpuTime * CyclesPerInstruction (CPI) * DataPath |
|
| Line 15: | Line 22: |
| * ExecutionTime | |
| Line 17: | Line 25: |
| * FiveClassicPartsOfaComputer | |
| Line 18: | Line 27: |
| * FloatingPointRepresentation (IEEE 754) | |
| Line 19: | Line 29: |
| * FrameBuffer | |
| Line 20: | Line 31: |
| * GeometricMean | |
| Line 22: | Line 34: |
| * HammingCode * HardwareDesignPrinciples |
|
| Line 28: | Line 42: |
| * InstructionSetArchitecture (ISA) | |
| Line 30: | Line 45: |
| * ["Latency"] | |
| Line 31: | Line 47: |
| * LinkerSteps | |
| Line 35: | Line 52: |
| * MultiProtocolLabelSwitching (MPLS) | |
| Line 37: | Line 53: |
| * ObjectFile | |
| Line 40: | Line 57: |
| * PipeLine | |
| Line 43: | Line 61: |
| * ["Processor"] or CPU * QueuingTheory |
|
| Line 44: | Line 64: |
| * ["Register"] (MIPS register) | |
| Line 45: | Line 66: |
| * ResponseTime | |
| Line 55: | Line 77: |
| * SuperScalar | |
| Line 58: | Line 81: |
| * ThroughPut | |
| Line 63: | Line 87: |
| * WallClockTime |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula