Diff for "ComputerTerms"

Differences between revisions 66 and 98 (spanning 32 versions)

AddressingModes
AmdahlsLaw
AreaBorderRouter
AffineMotion
AutonomousSystem (AS)
AverageNormalizedExecutionTime
["Bijection"]
BooleanAlgebra
BooleanTerm
BoothsAlgorithm
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CpuTime
CyclesPerInstruction (CPI)
DataPath
["Decidable"] and SemiDecidable
DelayBandwidthProduct
DelayedBranch
["Dichotomy"]
DijkstrasAlgorithm
DisjunctiveSyllogism
DistanceVector
ExecutionTime
FirstOrderPredicateLogic
FirstOrderPredicateLogicQuatifiers
FiveClassicPartsOfaComputer
FixedPoint
FloatingPointRepresentation (IEEE 754)
ForwardingVsRouting
FrameBuffer
FreeBooleanAlgebra
GeometricMean
GroundClause
GroundBooleanTerm
HammingCode
HardwareDesignPrinciples
HypotheticalSylogism
InteriorGatewayRoutingProtocol (IGRP)
InterNet
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
InternetWork
InstructionSetArchitecture (ISA)
LogicalImplication (|= symbol and also
LogicalMemory
IpCheckSum
["Latency"]
LinearlyDecomposableDomains
LinkerSteps
LinkState
MaximumTransmissionUnit (MTU)
["Model"] of a logic formula
ModusPonens
MonotoneBooleanTerm
ObjectFile
OpenShortestPathFirst OSPF
OsiModel (7 layer OSI network Model)
PageTable
["Performance"]
PipeLine
PredicateSymbols
PowerSet
["Proposition"] or PropositionalLogic
["Processor"] or CPU
QueuingTheory
RecursivelyEnumerableSets
["Register"] (MIPS register)
RelationallyComplete
ResponseTime
RoutingArea
RoutingInformationProtocol (RIP)
RoutingPathologies
["Satisfiable"]
SemanticsSyntaxSortsInLogic
SemiDecidable and ["Decidable"]
SequenceNumber
SlidingWindowProtocol
SpatialExtent
SpeedUp
SuperScalar
["Tautology"]
TcpFastRetransmit
TcpFastRecovery
ThroughPut
TransmissionControlProtocol (TCP)
["taxonomy"]
UnaryConstraintDomain
["Undecidable"]
["Valid"] Logic Formula
VirtualMemory
WallClockTime

-  ⇤ ← Revision 66 as of 2004-01-14 23:20:22 → 
  Size: 1749
  Editor: dot
  Comment:
+   ← Revision 98 as of 2004-03-09 22:42:58 → ⇥
  Size: 2393
  Editor: yakko
  Comment:
-Deletions are marked like this.
+Additions are marked like this.
 Line 1:
+   * AddressingModes
   * AmdahlsLaw
-Line 4:
+Line 6:
+   * AverageNormalizedExecutionTime
-Line 7:
+Line 10:
+   * BoothsAlgorithm
-Line 9:
+Line 13:
+   * CpuTime
   * CyclesPerInstruction (CPI)
   * DataPath
-Line 10:
+Line 17:
+   * DelayBandwidthProduct
   * DelayedBranch
-Line 12:
+Line 21:
-   * DelayBandwidthProduct
-Line 15:
+Line 23:
+   * ExecutionTime
-Line 17:
+Line 26:
+   * FiveClassicPartsOfaComputer
-Line 18:
+Line 28:
+   * FloatingPointRepresentation (IEEE 754)
-Line 19:
+Line 30:
+   * FrameBuffer
-Line 20:
+Line 32:
+   * GeometricMean
-Line 22:
+Line 35:
+   * HammingCode
   * HardwareDesignPrinciples
-Line 28:
+Line 43:
+   * InstructionSetArchitecture (ISA)
-Line 29:
+Line 45:
+   * LogicalMemory
-Line 30:
+Line 47:
+   * ["Latency"]
-Line 31:
+Line 49:
+   * LinkerSteps
-Line 35:
+Line 54:
-   * MultiProtocolLabelSwitching (MPLS)
-Line 37:
+Line 55:
+   * ObjectFile
-Line 39:
+Line 58:
+   * PageTable
-Line 40:
+Line 60:
+   * PipeLine
-Line 43:
+Line 64:
+   * ["Processor"] or CPU
   * QueuingTheory
-Line 44:
+Line 67:
+   * ["Register"] (MIPS register)
-Line 45:
+Line 69:
+   * ResponseTime
-Line 55:
+Line 80:
+   * SuperScalar
-Line 58:
+Line 84:
+   * ThroughPut
-Line 63:
+Line 90:
+   * VirtualMemory
   * WallClockTime