Differences between revisions 68 and 113 (spanning 45 versions)
Revision 68 as of 2004-01-25 15:59:12
Size: 1790
Editor: yakko
Comment:
Revision 113 as of 2004-04-02 01:15:46
Size: 2680
Editor: anonymous
Comment: missing edit-log entry for this revision
Deletions are marked like this. Additions are marked like this.
Line 1: Line 1:
   * AddressingModes
   * AmdahlsLaw
Line 4: Line 6:
   * AverageNormalizedExecutionTime
Line 7: Line 10:
   * BoothsAlgorithm
   * CaChe
   * CacheBlock
   * CacheCoherenceProtocols
   * CacheLine
Line 9: Line 17:
   * CpuTime
   * CriticalSection
   * CyclesPerInstruction (CPI)
   * DataPath
Line 10: Line 22:
   * DelayBandwidthProduct
   * DelayedBranch
Line 12: Line 26:
   * DelayBandwidthProduct
Line 15: Line 28:
   * ExecutionTime
   * ExpectedValue
   * FileSystem (Free BSD)
Line 17: Line 33:
   * FiveClassicPartsOfaComputer
Line 18: Line 35:
   * FloatingPointRepresentation (IEEE 754)
Line 19: Line 37:
   * FrameBuffer
Line 20: Line 39:
   * GeometricMean
Line 22: Line 42:
   * HammingCode
   * HardwareDesignPrinciples
Line 23: Line 45:
   * InformationRetrievalSystem
Line 28: Line 51:
   * InstructionSetArchitecture (ISA)
   * InvertedFile
Line 29: Line 54:
   * LogicalMemory
Line 30: Line 56:
   * ["Latency"]
Line 31: Line 58:
   * LinkerSteps
Line 33: Line 61:
   * MemoryHierarchy
   * MemoryStallClockCycles
Line 35: Line 65:
   * MultiProtocolLabelSwitching (MPLS)
Line 37: Line 66:
   * ObjectFile
Line 39: Line 69:
   * PageTable
Line 40: Line 71:
   * PipeLine
   * PostingsFile
Line 43: Line 76:
   * ["Processor"] or CPU
Line 44: Line 78:
   * RaceCondition
Line 45: Line 80:
   * ["Register"] (MIPS register)
Line 46: Line 82:
   * ResponseTime
Line 57: Line 93:
   * SuperScalar
Line 60: Line 97:
   * ThroughPut
Line 65: Line 103:
   * ResponseTime    * VirtualMemory
   * WallClockTime

ComputerTerms (last edited 2020-02-02 17:49:07 by scot)