Differences between revisions 70 and 108 (spanning 38 versions)
Revision 70 as of 2004-01-25 16:02:09
Size: 1808
Editor: yakko
Comment:
Revision 108 as of 2004-03-22 18:04:17
Size: 2551
Editor: yakko
Comment:
Deletions are marked like this. Additions are marked like this.
Line 1: Line 1:
   * AddressingModes
   * AmdahlsLaw
Line 4: Line 6:
   * AverageNormalizedExecutionTime
Line 7: Line 10:
   * BoothsAlgorithm
   * CaChe
   * CacheBlock
   * CacheLine
Line 9: Line 16:
   * CpuTime
   * CriticalSection
   * CyclesPerInstruction (CPI)
   * DataPath
Line 10: Line 21:
   * DelayBandwidthProduct
   * DelayedBranch
Line 12: Line 25:
   * DelayBandwidthProduct
Line 16: Line 28:
   * ExpectedValue
Line 18: Line 31:
   * FiveClassicPartsOfaComputer
Line 19: Line 33:
   * FloatingPointRepresentation (IEEE 754)
Line 20: Line 35:
   * FrameBuffer
Line 21: Line 37:
   * GeometricMean
Line 23: Line 40:
   * HammingCode
   * HardwareDesignPrinciples
Line 29: Line 48:
   * InstructionSetArchitecture (ISA)
Line 30: Line 50:
   * LogicalMemory
Line 31: Line 52:
   * ["Latency"]
Line 32: Line 54:
   * LinkerSteps
Line 34: Line 57:
   * MemoryHierarchy
   * MemoryStallClockCycles
Line 36: Line 61:
   * MultiProtocolLabelSwitching (MPLS)
Line 38: Line 62:
   * ObjectFile
Line 40: Line 65:
   * PageTable
Line 41: Line 67:
   * PipeLine
Line 44: Line 71:
   * ["Processor"] or CPU
Line 45: Line 73:
   * RaceCondition
Line 46: Line 75:
   * ["Register"] (MIPS register)
Line 58: Line 88:
   * SuperScalar
Line 61: Line 92:
   * ThroughPut
Line 66: Line 98:
   * VirtualMemory
   * WallClockTime

ComputerTerms (last edited 2020-02-02 17:49:07 by scot)