Differences between revisions 78 and 103 (spanning 25 versions)
Revision 78 as of 2004-01-25 18:17:35
Size: 1910
Editor: yakko
Comment:
Revision 103 as of 2004-03-17 19:43:04
Size: 2454
Editor: yakko
Comment:
Deletions are marked like this. Additions are marked like this.
Line 1: Line 1:
   * AddressingModes
Line 9: Line 10:
   * BoothsAlgorithm
   * CaChe
Line 12: Line 15:
   * CyclesPerInstruction (CPI)
   * DataPath
Line 13: Line 18:
   * DelayBandwidthProduct
   * DelayedBranch
Line 15: Line 22:
   * DelayBandwidthProduct
Line 21: Line 27:
   * FiveClassicPartsOfaComputer
Line 22: Line 29:
   * FloatingPointRepresentation (IEEE 754)
Line 23: Line 31:
   * FrameBuffer
Line 27: Line 36:
   * HammingCode
   * HardwareDesignPrinciples
Line 33: Line 44:
   * InstructionSetArchitecture (ISA)
Line 34: Line 46:
   * LogicalMemory
Line 37: Line 50:
   * LinkerSteps
Line 39: Line 53:
   * MemoryStallClockCycles
Line 42: Line 57:
   * ObjectFile
Line 44: Line 60:
   * PageTable
Line 45: Line 62:
   * PipeLine
Line 48: Line 66:
   * ["Processor"] or CPU
Line 49: Line 68:
   * RaceCondition
Line 50: Line 70:
   * ["Register"] (MIPS register)
Line 62: Line 83:
   * SuperScalar
Line 71: Line 93:
   * VirtualMemory

ComputerTerms (last edited 2020-02-02 17:49:07 by scot)