Differences between revisions 78 and 116 (spanning 38 versions)
Revision 78 as of 2004-01-25 18:17:35
Size: 1910
Editor: yakko
Comment:
Revision 116 as of 2004-08-13 19:03:59
Size: 2695
Editor: yakko
Comment:
Deletions are marked like this. Additions are marked like this.
Line 1: Line 1:
   * AddressingModes
Line 9: Line 10:
   * BoothsAlgorithm
   * CaChe
   * CacheBlock
   * CacheCoherenceProtocols
   * CacheLine
Line 12: Line 18:
   * CriticalSection
   * CyclesPerInstruction (CPI)
   * DataPath
Line 13: Line 22:
   * DelayBandwidthProduct
   * DelayedBranch
Line 15: Line 26:
   * DelayBandwidthProduct
Line 19: Line 29:
   * ExpectedValue
   * FileSystem (Free BSD)
Line 21: Line 33:
   * FiveClassicPartsOfaComputer
Line 22: Line 35:
   * FloatingPointRepresentation (IEEE 754)
Line 23: Line 37:
   * FrameBuffer
Line 27: Line 42:
   * HammingCode
   * HardwareDesignPrinciples
Line 28: Line 45:
   * InformationRetrieval
Line 33: Line 51:
   * InstructionSetArchitecture (ISA)
   * InvertedFile
Line 34: Line 54:
   * LogicalMemory
Line 37: Line 58:
   * LinkerSteps
Line 39: Line 61:
   * MemoryHierarchy
   * MemoryStallClockCycles
Line 42: Line 66:
   * ObjectFile
Line 44: Line 69:
   * PageTable
Line 45: Line 71:
   * PipeLine
   * PostingsFile
Line 48: Line 76:
   * ["Processor"] or CPU
Line 49: Line 78:
   * RaceCondition
Line 50: Line 80:
   * ["Register"] (MIPS register)
Line 62: Line 93:
   * SuperScalar
Line 63: Line 95:
   * ["taxonomy"]
Line 67: Line 100:
   * ["taxonomy"]    * TreeStructures
Line 71: Line 104:
   * VirtualMemory

ComputerTerms (last edited 2020-02-02 17:49:07 by scot)