Differences between revisions 79 and 107 (spanning 28 versions)
Revision 79 as of 2004-02-11 15:35:50
Size: 1928
Editor: pcp015622pcs
Comment:
Revision 107 as of 2004-03-21 16:39:17
Size: 2531
Editor: yakko
Comment:
Deletions are marked like this. Additions are marked like this.
Line 1: Line 1:
   * AddressingModes
Line 9: Line 10:
   * BoothsAlgorithm
   * CaChe
   * CacheBlock
   * CacheLine
Line 12: Line 17:
   * CriticalSection
   * CyclesPerInstruction (CPI)
   * DataPath
Line 13: Line 21:
   * DelayBandwidthProduct
   * DelayedBranch
Line 15: Line 25:
   * DelayBandwidthProduct
Line 21: Line 30:
   * FiveClassicPartsOfaComputer
Line 22: Line 32:
   * FloatingPointRepresentation (IEEE 754)
Line 23: Line 34:
   * FrameBuffer
Line 28: Line 40:
   * HardwareDesignPrinciples
Line 34: Line 47:
   * InstructionSetArchitecture (ISA)
Line 35: Line 49:
   * LogicalMemory
Line 38: Line 53:
   * LinkerSteps
Line 40: Line 56:
   * MemoryHierarchy
   * MemoryStallClockCycles
Line 43: Line 61:
   * ObjectFile
Line 45: Line 64:
   * PageTable
Line 46: Line 66:
   * PipeLine
Line 49: Line 70:
   * ["Processor"] or CPU
Line 50: Line 72:
   * RaceCondition
Line 51: Line 74:
   * ["Register"] (MIPS register)
Line 63: Line 87:
   * SuperScalar
Line 72: Line 97:
   * VirtualMemory

ComputerTerms (last edited 2020-02-02 17:49:07 by scot)