Diff for "ComputerTerms"

Differences between revisions 80 and 117 (spanning 37 versions)

AddressingModes
AmdahlsLaw
AreaBorderRouter
AffineMotion
AutonomousSystem (AS)
AverageNormalizedExecutionTime
["Bijection"]
BooleanAlgebra
BooleanTerm
BoothsAlgorithm
CaChe
CacheBlock
CacheCoherenceProtocols
CacheLine
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CpuTime
CriticalSection
CyclesPerInstruction (CPI)
DataPath
["Decidable"] and SemiDecidable
DelayBandwidthProduct
DelayedBranch
["Dichotomy"]
DijkstrasAlgorithm
DisjunctiveSyllogism
DistanceVector
DynamicSetOperations
ExecutionTime
ExpectedValue
FileSystem (Free BSD)
FirstOrderPredicateLogic
FirstOrderPredicateLogicQuatifiers
FiveClassicPartsOfaComputer
FixedPoint
FloatingPointRepresentation (IEEE 754)
ForwardingVsRouting
FrameBuffer
FreeBooleanAlgebra
GeometricMean
GroundClause
GroundBooleanTerm
HammingCode
HardwareDesignPrinciples
HypotheticalSylogism
InformationRetrieval
InteriorGatewayRoutingProtocol (IGRP)
InterNet
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
InternetWork
InstructionSetArchitecture (ISA)
InvertedFile
LogicalImplication (|= symbol and also
LogicalMemory
IpCheckSum
["Latency"]
LinearlyDecomposableDomains
LinkerSteps
LinkState
MaximumTransmissionUnit (MTU)
MemoryHierarchy
MemoryStallClockCycles
["Model"] of a logic formula
ModusPonens
MonotoneBooleanTerm
ObjectFile
OpenShortestPathFirst OSPF
OsiModel (7 layer OSI network Model)
PageTable
["Performance"]
PipeLine
PostingsFile
PredicateSymbols
PowerSet
["Proposition"] or PropositionalLogic
["Processor"] or CPU
QueuingTheory
RaceCondition
RecursivelyEnumerableSets
["Register"] (MIPS register)
RelationallyComplete
ResponseTime
RoutingArea
RoutingInformationProtocol (RIP)
RoutingPathologies
["Satisfiable"]
SemanticsSyntaxSortsInLogic
SemiDecidable and ["Decidable"]
SequenceNumber
SlidingWindowProtocol
SpatialExtent
SpeedUp
SuperScalar
["Tautology"]
["taxonomy"]
TcpFastRetransmit
TcpFastRecovery
ThroughPut
TransmissionControlProtocol (TCP)
TreeStructures
UnaryConstraintDomain
["Undecidable"]
["Valid"] Logic Formula
VirtualMemory
WallClockTime

-  ⇤ ← Revision 80 as of 2004-02-16 20:16:42 → 
  Size: 1946
  Editor: velociraptor
  Comment:
+   ← Revision 117 as of 2004-08-13 20:02:10 → ⇥
  Size: 2722
  Editor: yakko
  Comment:
-Deletions are marked like this.
+Additions are marked like this.
 Line 1:
+   * AddressingModes
-Line 9:
+Line 10:
+   * BoothsAlgorithm
   * CaChe
   * CacheBlock
   * CacheCoherenceProtocols
   * CacheLine
-Line 12:
+Line 18:
+   * CriticalSection
   * CyclesPerInstruction (CPI)
   * DataPath
-Line 13:
+Line 22:
+   * DelayBandwidthProduct
   * DelayedBranch
-Line 15:
+Line 26:
-   * DelayBandwidthProduct
-Line 18:
+Line 28:
+   * DynamicSetOperations
-Line 19:
+Line 30:
+   * ExpectedValue
   * FileSystem (Free BSD)
-Line 21:
+Line 34:
+   * FiveClassicPartsOfaComputer
-Line 22:
+Line 36:
+   * FloatingPointRepresentation (IEEE 754)
-Line 29:
+Line 44:
+   * HardwareDesignPrinciples
-Line 30:
+Line 46:
+   * InformationRetrieval
-Line 35:
+Line 52:
+   * InstructionSetArchitecture (ISA)
   * InvertedFile
-Line 36:
+Line 55:
+   * LogicalMemory
-Line 39:
+Line 59:
+   * LinkerSteps
-Line 41:
+Line 62:
+   * MemoryHierarchy
   * MemoryStallClockCycles
-Line 44:
+Line 67:
+   * ObjectFile
-Line 46:
+Line 70:
+   * PageTable
-Line 47:
+Line 72:
+   * PipeLine
   * PostingsFile
-Line 50:
+Line 77:
+   * ["Processor"] or CPU
-Line 51:
+Line 79:
+   * RaceCondition
-Line 52:
+Line 81:
+   * ["Register"] (MIPS register)
-Line 64:
+Line 94:
+   * SuperScalar
-Line 65:
+Line 96:
+   * ["taxonomy"]
-Line 69:
+Line 101:
-   * ["taxonomy"]
+   * TreeStructures
-Line 73:
+Line 105:
+   * VirtualMemory