Differences between revisions 81 and 115 (spanning 34 versions)
Revision 81 as of 2004-02-16 20:53:14
Size: 1985
Editor: velociraptor
Comment:
Revision 115 as of 2004-04-08 15:17:59
Size: 2674
Editor: yakko
Comment:
Deletions are marked like this. Additions are marked like this.
Line 1: Line 1:
   * AddressingModes
Line 9: Line 10:
   * BoothsAlgorithm
   * CaChe
   * CacheBlock
   * CacheCoherenceProtocols
   * CacheLine
Line 12: Line 18:
   * CriticalSection
   * CyclesPerInstruction (CPI)
   * DataPath
Line 13: Line 22:
   * DelayBandwidthProduct
   * DelayedBranch
Line 15: Line 26:
   * DelayBandwidthProduct
Line 19: Line 29:
   * ExpectedValue
   * FileSystem (Free BSD)
Line 21: Line 33:
   * FiveClassicPartsOfaComputer
Line 22: Line 35:
   * FloatingPointRepresentation (IEEE 754)
Line 29: Line 43:
   * HardwareDesignPrinciples
Line 30: Line 45:
   * InformationRetrieval
Line 36: Line 52:
   * InvertedFile
Line 37: Line 54:
   * LogicalMemory
Line 40: Line 58:
   * LinkerSteps
Line 42: Line 61:
   * MemoryHierarchy
   * MemoryStallClockCycles
Line 45: Line 66:
   * ObjectFile
Line 47: Line 69:
   * PageTable
Line 48: Line 71:
   * PipeLine
   * PostingsFile
Line 51: Line 76:
   * ["Processor"] or CPU
Line 52: Line 78:
   * RaceCondition
Line 53: Line 80:
   * ["Register"] (MIPS register)
Line 65: Line 93:
   * SuperScalar
Line 74: Line 103:
   * VirtualMemory

ComputerTerms (last edited 2020-02-02 17:49:07 by scot)