| 
  
   Size: 2046 
  
  Comment:  
 | 
  
   Size: 2722 
  
  Comment:  
 | 
| Deletions are marked like this. | Additions are marked like this. | 
| Line 1: | Line 1: | 
| * AddressingModes | |
| Line 9: | Line 10: | 
|    * BoothsAlgorithm * CaChe * CacheBlock * CacheCoherenceProtocols * CacheLine  | 
|
| Line 12: | Line 18: | 
|    * CriticalSection * CyclesPerInstruction (CPI) * DataPath  | 
|
| Line 13: | Line 22: | 
|    * DelayBandwidthProduct * DelayedBranch  | 
|
| Line 15: | Line 26: | 
| * DelayBandwidthProduct | |
| Line 18: | Line 28: | 
| * DynamicSetOperations | |
| Line 19: | Line 30: | 
|    * ExpectedValue * FileSystem (Free BSD)  | 
|
| Line 23: | Line 36: | 
| * FloatingPointRepresentation (IEEE 754) | |
| Line 30: | Line 44: | 
| * HardwareDesignPrinciples | |
| Line 31: | Line 46: | 
| * InformationRetrieval | |
| Line 37: | Line 53: | 
| * InvertedFile | |
| Line 38: | Line 55: | 
| * LogicalMemory | |
| Line 41: | Line 59: | 
| * LinkerSteps | |
| Line 43: | Line 62: | 
|    * MemoryHierarchy * MemoryStallClockCycles  | 
|
| Line 46: | Line 67: | 
| * ObjectFile | |
| Line 48: | Line 70: | 
| * PageTable | |
| Line 49: | Line 72: | 
|    * PipeLine * PostingsFile  | 
|
| Line 54: | Line 79: | 
| * RaceCondition | |
| Line 55: | Line 81: | 
| * ["Register"] (MIPS register) | |
| Line 67: | Line 94: | 
| * SuperScalar | |
| Line 68: | Line 96: | 
| * ["taxonomy"] | |
| Line 72: | Line 101: | 
| * ["taxonomy"] | * TreeStructures | 
| Line 76: | Line 105: | 
| * VirtualMemory | 
AutonomousSystem (AS)
- ["Bijection"]
 CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
 FileSystem (Free BSD)
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (|= symbol and also
 - ["Latency"]
 MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
 OsiModel (7 layer OSI network Model)
- ["Performance"]
 ["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
 - ["Register"] (MIPS register)
 - ["Satisfiable"]
 SemiDecidable and ["Decidable"]
- ["Tautology"]
 - ["taxonomy"]
 - ["Undecidable"]
 - ["Valid"] Logic Formula
 
