Differences between revisions 84 and 109 (spanning 25 versions)
Revision 84 as of 2004-02-17 23:03:41
Size: 2079
Editor: yakko
Comment:
Revision 109 as of 2004-03-23 19:02:51
Size: 2584
Editor: yakko
Comment:
Deletions are marked like this. Additions are marked like this.
Line 1: Line 1:
   * AddressingModes
Line 9: Line 10:
   * BoothsAlgorithm
   * CaChe
   * CacheBlock
   * CacheLine
Line 12: Line 17:
   * CriticalSection
Line 13: Line 19:
   * DataPath
Line 14: Line 21:
   * DelayBandwidthProduct
   * DelayedBranch
Line 16: Line 25:
   * DelayBandwidthProduct
Line 20: Line 28:
   * ExpectedValue
Line 24: Line 33:
   * FloatingPointRepresentation (IEEE 754)
Line 31: Line 41:
   * HardwareDesignPrinciples
Line 32: Line 43:
   * InformationRetrievalSystem
Line 39: Line 51:
   * LogicalMemory
Line 42: Line 55:
   * LinkerSteps
Line 44: Line 58:
   * MemoryHierarchy
   * MemoryStallClockCycles
Line 47: Line 63:
   * ObjectFile
Line 49: Line 66:
   * PageTable
Line 50: Line 68:
   * PipeLine
Line 55: Line 74:
   * RaceCondition
Line 56: Line 76:
   * ["Register"] (MIPS register)
Line 68: Line 89:
   * SuperScalar
Line 77: Line 99:
   * VirtualMemory

ComputerTerms (last edited 2020-02-02 17:49:07 by scot)