|
Size: 2184
Comment:
|
Size: 3052
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 10: | Line 10: |
| * BoothsAlgorithm * CaChe * CacheBlock * CacheCoherenceProtocols * CacheLine |
|
| Line 13: | Line 18: |
| * CriticalSection * ["Cryptography"] |
|
| Line 14: | Line 21: |
| * DataPath | |
| Line 15: | Line 23: |
| * DelayBandwidthProduct * DelayedBranch |
|
| Line 17: | Line 27: |
| * DelayBandwidthProduct | |
| Line 20: | Line 29: |
| * DynamicSetOperations | |
| Line 21: | Line 31: |
| * ExpectedValue * FileSystem (Free BSD) |
|
| Line 23: | Line 35: |
| * FirstOrderTheory | |
| Line 25: | Line 38: |
| * FloatingPointRepresentation (IEEE 754) | |
| Line 29: | Line 43: |
| * GraphTheoryPage | |
| Line 34: | Line 49: |
| * InformationRetrieval | |
| Line 40: | Line 56: |
| * LogicalImplication (|= symbol and also |-) | * InterfaceMessagingProcessor (IMP) * InvertedFile * LogicalImplication ([[latex2($$\models$$)]] and [[latex2($$\vdash$$)]]) * LogicalMemory (START EDITING HERE) |
| Line 43: | Line 62: |
| * LeastFixedPoint | |
| Line 44: | Line 64: |
| * LinkerSteps | |
| Line 46: | Line 67: |
| * MemoryHierarchy * MemoryStallClockCycles |
|
| Line 52: | Line 75: |
| * PageTable | |
| Line 53: | Line 77: |
| * PipeLine * PostingsFile |
|
| Line 54: | Line 80: |
| * PresburgerArithmetic | |
| Line 58: | Line 85: |
| * RaceCondition | |
| Line 67: | Line 95: |
| * SemiAlgebraicSets | |
| Line 68: | Line 97: |
| * SemiLinearSets | |
| Line 72: | Line 102: |
| * ["Steganography"] * SuperScalar |
|
| Line 73: | Line 105: |
| * ["taxonomy"] | |
| Line 77: | Line 110: |
| * ["taxonomy"] | * TreeStructures |
| Line 80: | Line 113: |
| * UninterpretedFunctions | |
| Line 81: | Line 115: |
| * VirtualMemory |
AutonomousSystem (AS)
- ["Bijection"]
CidrVsSubnetting (CIDR, Subnetting and Class A-E Definitions)
CompleteLogic What does it mean for a logic to be complete
- ["Cryptography"]
CyclesPerInstruction (CPI)
["Decidable"] and SemiDecidable
- ["Dichotomy"]
FileSystem (Free BSD)
FloatingPointRepresentation (IEEE 754)
InternetProtocolV4 (IPv4)
InternetProtocolV6 (IPv6)
LogicalImplication (latex2($$\models$$) and latex2($$\vdash$$))
LogicalMemory (START EDITING HERE)
- ["Latency"]
MaximumTransmissionUnit (MTU)
- ["Model"] of a logic formula
OsiModel (7 layer OSI network Model)
- ["Performance"]
["Proposition"] or PropositionalLogic
- ["Processor"] or CPU
- ["Register"] (MIPS register)
- ["Satisfiable"]
SemiDecidable and ["Decidable"]
- ["Steganography"]
- ["Tautology"]
- ["taxonomy"]
- ["Undecidable"]
- ["Valid"] Logic Formula